ASIC Design of Reversible Multiplier Circuit- A Review

Anand dayal¹, Himanshu shekhar²

¹Mtech. Scholar, Department of ECE, RKDFIST, Bhopal, ananddayal91@gmail.com l, India; ²Asst. Prof., Department of ECE, RKDFIST, Bhopal, himanshushekhar06@gmail.com, India;

Abstract – Reversible logic is extremely a lot of in demand for the longer term computing technologies as they're known to provide low power dissipation having its applications in Low Power, Quantum Computing, nanotechnology, and Optical Computing. The planning of reversible multiplier factor circuit relies on invertible primitives and composition rules that preserve invertibility. during this paper we've got given and implemented reversible Wallace signed multiplier factor circuit in ASIC through changed Baugh-Wooley approach using normal reversible logic gates/cells, supported complementary pass transistor logic and are valid with simulations, schematic check, and a style rule check. The planned reversible multiplier factor is faster and has lower hardware complexness compared to the present counterparts. it's proved that the planned multiplier factor is best and optimized, compared to Its existing counterparts with reference to the amount of gates, constant inputs, garbage outputs and hardware complexness.

Keywords: Reversible logic gates, Reversible logic circuits, Quantum Computing Systems, Wallance Signed multiplier, Baugh-Wooley approach.

I. Introduction

Reversible logic has attracted significance attention in recent years, resulting in totally different approaches like synthesis, optimization, simulation and verification. One amongst the main goals in VLSI circuit design is reduction of power dissipation and there with heat generation. within the early 1960s, R. Lanauer [1] shows that the energy dissipation because of the data loss and it's additionally proved that the loss of every one little bit of information dissipates a minimum of KTln2 joules of energy (heat), where K=1.380650x10-23 m2kg-2K-1(Joules Kelvin-1) is that the Boltzmann's constant and T is that the absolute temperature at that operation is performed.

Reversible logic has received important attention in recent years as a result of it's impossible to construct quantum circuits while not reversible logic gates. An irreversible laptop will always be created reversible by having it save all the knowledge it'd otherwise throw away. The idea of reversible computing relies on invertible primitives and composition rules that preserve invertibility. With these constraints, one will still satisfactorily deal with each useful and structural aspects of computing processes; at a similar time, one attains a closer correspondence between the behavior of computing systems and also the microscopic physical laws that underly any concrete implementation of such systems.

I.1. Basic Concepts of Designing Reversible Multiplier Circuit

Quantum gates which are represented by unitary matrices have potentials to implement reversible logic circuits. Each Quantum gate represents a valid Quantum operation.



Fig.2. Toffoli Gate

II. Literature Survey

A.P. Hatkar and N. P. Narkhede et. al [1], "ASIC Design of Reversible Multiplier Circuit,", in this paper planned with success implemented Wallace reversible signed multiplier factor circuit in Semi-custom ASIC using Cadence tools. The quality reversible cells were implemented in 0.6µm CMOS using complementary pass transistor logic. These cells are prototype cells and information for future enhancements. it's proved that not only the planned multiplier factor is best and optimized, compared to its existing counterparts with reference to the quantity of gates, constant inputs, garbage outputs, hardware complexness, and variety of transistors needed, however additionally reversible logic style ends up in low power dissipation over irreversible logic style.

C. H. Bennett et. al [2] "Logical Reversibility of Computation", in this paper planned the speed and flexibility of irreversible erasure outweigh its additional price in free energy (kT In 4 per nucleotide during this case). Indeed, throughout the genetic equipment, energy is dissipated at a rate of roughly 5 to 50 kT per step; whereas this can be 10 orders of magnitude less than in an computing device, it's significantly over what would in theory be possible if biochemical systems didn't got to run at speeds near the kinetic maximum –presumably to escape the harmful effects of radiation, unanalyzed reactions, and competition from different organisms.

E. F. Fredkin et. al [3] "Conservative logic", in this paper planned that systems having universal computing capabilities will be created from easy primitives that are invertible and conservative. By exhibiting and discussing a close classical mechanical model of such systems, we've given constructive proof that it's going to be possible to design actual computing mechanisms that are higher attuned with the resources offered naturally. Just about non dissipative computing mechanisms are compatible with general physical principles.

T. Toffoli et. al [4] "Reversible computing", in this paper planned that the system be reversible will generally be met only at the price of larger structural quality. In different words, one may have more gates and wires. However, the system very reversibility promises to be a key consider leading to a additional economical physical realization, since at the microscopic level, the primitives and also the composition rules offered within the physical world resemble much more closely those utilized in the idea of reversible computing than those utilized in traditional logic style.

M. Haghparast et. al [6], "Design of a Novel Reversible Multiplier Circuit using HNG Gate in Nanotechnology,", in this paper planned a unique 4x4 bit reversible multiplier factor circuit using HNG gates and Peres gates. The planned reversible multiplier factor circuit is best than the existing styles in terms of hardware complexity, variety of gates, garbage outputs and constant inputs. What is more, the restrictions of reversible circuits were extremely avoided. The planned reversible multiplier factor circuit is applied to the planning of complicated systems in nanotechnology. All the planned circuits are technology independent since quantum logic and optical logic implementations aren't offered.

Vijay K Panchal et. al [7], "Analysis of Multiplier Circuit Using Reversible Logic", in this paper planned multiplier factor circuit is conferred. The planned reversible multipliers are higher than the present styles in term of hardware complexness, range of gates, garbage outputs, constant inputs, and total quantum price. Planned reversible number circuits are applied to the planning of complicated systems in nanotechnology. As future work, other techniques to reduce the rubbish outputs and constant inputs could be potential. Additionally, another optimization technique like genetic algorithmic rule is also used to reduce the quantum price of the circuit.

Md. Belayet Ali et. al [8], "Design of a High Performance Reversible Multiplier,", in this paper planned a 4x4 bit reversible multiplier factor circuit using MHNG gates, Toffoli gates and Peres gates. Table II demonstrates that the planned reversible multiplier factor circuit is best than the present styles in terms of hardware complexity, range of logic gates, garbage outputs, and constant inputs and optimized in terms of area and delay time. Our planned reversible multiplier factor circuit may be applied to the planning of complex systems in nanotechnology.

R. Landauer et. al [9] "Irreversibility and Heat Generation in the Computing Process", in this paper planned the The information-bearing degrees of freedom of a pc interact with the thermal reservoir described by the remaining degrees of freedom. This interaction plays 2 roles. Initial of all, it acts as a sink for the energy dissipation concerned within the computation. This energy dissipation has an unavoidable minimum arising from the actual fact that the pc performs irreversible operations. Secondly, the interaction acts as a supply of noise inflicting errors. Especially thermal fluctuations provide a supposedly switched part a little probability of remaining in its initial state, even when the shift force has been applied for a long time.

III. Method

In this the ASIC style of Reversible multiplier factor Circuit system, the multiplication is one among the useful operations. Therefore, developing a signed multiplier factor circuit is important. During this paper planned Wallace reversible signed multiplier factor circuit by Toffoli gate (TG), Peres gate (PG) and Haghparast-Navi gate (HNG). we tend to implemented basic normal reversible cells and used them within the style of Wallance reversible signed multiplier factor, One is implementing the multiplier factor using Vedicsutra for increasing the speed of the multiplication and other is that the use of reversible logic reduces the world and therefore the power dissipation.

III.1. Reversible Logic Gates

- A reversible gate is an n-input n-output logic device with matched mapping. This helps to see the outputs from the inputs and additionally the inputs may be uniquely recovered from the outputs. Additionally within the synthesis of reversible circuits direct fan-Out isn't allowed as one-to-many idea isn't reversible. but fan-out in reversible circuits is achieved using further gates. A reversible circuit ought to be designed using minimum range of reversible logic gates.
- From the purpose of read of reversible circuit style, there are several parameters for crucial the complexness and performance of circuits.
- The range of Reversible gates (N): The number of reversible gates employed in circuit.
- The range of constant inputs (CI): This refers to the amount of inputs that are to be maintained constant at either 0 or 1 so as to synthesize the given logical perform.
- The range of garbage outputs (GO): This refers to the amount of unused outputs present during a reversible logic circuit. One cannot avoid the garbage outputs as these are very essential to realize reversibility.
- Quantum value (QC): This refers to the value of the circuit in terms of the value of a primitive gate. It's calculated knowing the amount of primitive reversible logic gates (1*1 or 2*2) needed to realize the circuit.

III.2. Basic Reversible Logic Gates

A. Feynman Gate

Feynman gate is a 2*2 one through reversible gate as shown in figure 1. The input vector is I(A, B) and the output vector is O(P, Q). The outputs are defined by P=A, Q=A \oplus B. Quantum cost of a Feynman gate is 1. Feynman Gate (FG) can be used as a copying gate. Since a fan-out is not allowed in reversible logic, this gate is useful for duplication of the required outputs



Fig. 3 Feynman gate

| Α | В | Р | Q |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 |

Table 1: Truth table of Feynman gates

IV. Conclusion

In this paper, planned the designing techniques and methodology to implementation of Wallace reversible signed multiplier factor circuit in ASIC. The planned multiplier factors are higher than the present styles because of reducing the quantity of gates, garbage outputs, hardware complexity and variety of transistors needed. The facility dissipation of reversible logic style over irreversible logic style is low. Our planned reversible multiplier factor circuit is applied to the planning of complicated systems in nanotechnology.

References

- Hatkar A.P., Hatkar A.A., Narkhede N.P., "ASIC Design of Reversible Multiplier Circuit," International Conference on Electronic Systems, Signal Processing and Computing Technologies, Journal 16, 2014, pp. 47-51.
- [2] C. H. Bennett, "Logical reversibility of computation," IBM Journal of Research and Development, Vol.-17, Issue-6, Nov-1973, pp. 525-532
- [3] E. F. Fredkin and T. Toffoli, "Conservative logic," International Journal of Theoretical Physics, Vol.-21, No.-3/4, 1982, pp. 219-253.
- [4] T. Toffoli, "Reversible computing," in Automata, Languages and Programming, W. De Bakker and J. Van Leeuwen, Eds. Springer, 1980, pp. 632.
- [5] A. Peres, "Reversible logic and quantum computers," Phy. Rev. A, 32, 1985, pp. 3266-3275.
- [6] M. Haghparast, Somayyeh Jafarali Jassbi, K. Navi and Omid Hashemipour, "Design of a Novel Reversible Multiplier Circuit

using HNG Gate in Nanotechnology," World Applied Sciences Journal 3(6), 2008, pp. 974-978.

- [7] Neil Weste, Kamran Eshraghin, "Principles of CMOS VLSI Design," Second Edition, 20002.
- [8] Vijay K Panchal, Vimal H Nayak, "Analysis of Multiplier Circuit Using Reversible Logic" International Journal for Innovative Research in Science & Technology, Vol.-1, Issue-6, Nov-2014, pp. 279-283.
- [9] Md. Belayet Ali, Hosna Ara Rahman and Md. Mizanur Rahman, "Design of a High Performance Reversible Multiplier," IJCSI International Journal of Computer Science Issues, Vol.-8, Issue-6, No.-1, 2011, pp. 134-141.
- [10] Mariam Zomorodi Moghadam, Keivan Navi, "Ultra-areaefficient reversible multiplier," Microelectronics Journal 43, 2012, pp. 377-385.
- [11] Rigui Zhou, Yang Shi, Huian Wang, Jian Cao, "Transistor realization of reversible "ZS" series gates and reversible array multiplier," Microelectronics Journal 42, 2011, pp. 305-315.
- [12] Ehsan Pour Ali Akbar, Majid Haghparast, Keivan Navi, "Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology," Microelectronics Journal 42, 2011, pp. 973-981.
- [13] R. Landauer, "Irreversibility and heat generation in the computing process," Reprinted from IBM Journal of Research and Development, Vol-5, Issue-3, 1961, pp. 183-191.